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Abstract9
A 64 channels Application Specific Integrated Circuit, named TERA09, designed in a10
0.35 µm technology for particle therapy applications, has been characterized for Single Event11
Upset probability. TERA09 is a current-to-frequency converter that offers a wide input12
range, extending from few nA to hundreds of µA, with linearity deviations in the order13
of a few percent. This device operates as front-end readout electronics for parallel plate14
ionization chambers adopted in clinical applications. This chip is going to be located beside15
the monitor chamber, thus not directly exposed to the particle beam. For this reason, no16
radiation hardening techniques were adopted during the microelectronics design. The intent17
of the test reported in this paper is to predict the TERA09 upset rate probability in a18
real application scenario. Due to the fact that TERA09 has an extended digital area with19
registers and counters, it is interesting to estimate the effect of the secondary neutron field20
produced during the treatment. The radiation damage test took place at the SIRAD facility21
of the Italian National Institute for Nuclear Physics in Padova, Italy. The SIRAD facility22
allows to study the CMOS upset rate as a function of the energy deposited during irradiation.23
By irradiating the chip with ions of different Linear Energy Transfer, it is possible to calculate24
the single event effect cross-section as a function of the deposited energy. It resulted that25
the minimum deposited energy in a CMOS silicon sensitive volume of 1 µm3, responsible for26
a Single Event Upset probability higher than zero, is 690 keV. In the last part of the paper,27
we calculated the expected upset probability in a typical clinical environment, knowing the28
fluence of secondary, backward-emitted neutrons. Considering as an example a treatment29
room located at the CNAO particle therapy center in Pavia, the expected upset rate for30
TERA09 is ∼ 102 events/year. Using a redundant and independent monitor chamber, the31
upset probability expected during one detector readout is lower than 10−24, as explained in32
the document.33
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1. Introduction35
Since many decades parallel plate gas ionization chambers are the most used detectors36
in the cure of cancer with particles (protons and carbon ions). In this context, a single large37
area electrode is used for particle beam flux measurement whereas segmented electrodes38
allows the two-dimensional beam position measurements [1]. Ionization chambers require a39
multi-channel front-end electronics converting the charge with high accuracy operating with40
no dead-time. The collaboration between the University of Turin and the microelectronics41
group of the Italian National Institute for Nuclear Physics (INFN) designed and produced42
a family of Application Specific Integrated Circuits (ASIC), called TERA [2]. Tailored for43
clinical applications as front-end readout of gas detectors in particle therapy, the TERA chips44
are used in several clinical devices both for quality control in radiotherapy (e.g. the MatriXX45
detector [3] provided by IBA [4] and the monitor chambers developed by DE.TEC.TOR.46
Devices and technologies Torino [5]) and for beam monitoring in particle therapy facilities47
[6] [7]. The aging effects of the total ionizing dose were studied exposing the previous version48
of the TERA chip to an X-ray source. Results are reported in [8].49
TERA09 is the last chip designed and characterized [9]. In this paper, the results of a Single50
Event Upset (SEU) test of TERA09 are reported and analyzed. Even though the ASIC is51
not going to be directly exposed to the particle beam, secondary neutron produced in the52
interaction with the nozzle, may induce temporary upsets which can occur in the digital53
circuitry.54
A common procedure to characterize a CMOS device for SEU, is measuring the occur-55
rence of the effect as a function of the energy deposited irradiating the chip with ion beams.56
Irradiation with ions of different Linear Energy Transfer (LET) is thus required for varying57
the deposited energy. The SIRAD (Silicon RAdiation Damage) facility [10], located at the58
15 MV Tandem of the Legnaro National Laboratory (LNL) of the INFN, offers the possibil-59
ity to select among different ion sources, and to change the beam flux and the beam incident60
angle on the Device Under Test (DUT). During the test, the DUT is placed inside a vacuum61
chamber, thus minimizing scattering and beam slowing which would occur in air.62
The TERA09 SEU test focused on the identification of bit-flips occurring in the ASIC coun-63
ters and registers. From the bit-flip cross-section as a function of the deposited energy, the64
failure rate with a given neutron rate and energy spectrum can be predicted. An example65
of application to a clinical environment will be presented and discussed.66
2. Basics of Single Event Effects in CMOS electronics67
In CMOS technology the reliability of a system to Single Event Effects (SEE), i.e. per-68
turbation induced by the energy deposited by single ionizing particles, is an aspect getting69
worse (or at least getting more challenging), with the design detail downscaling. In this70
field it is common to refer to Single Event Effects (SEE), distinguishing among heavy and71
soft damages. Examples of heavy or permanent damages are the Single Event Burnout,72
a destructive effect and the Single Event Latch-up (SEL), a short-circuit that can lead to73
burnout if not mitigated in time, by turning off the power supply. However this procedure74
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Figure 1: Left: schematic representation of an inverter bit-flip due to a SEU.
Right: The thyristor structure represented with the Q1 and Q2 bipolar transistors path. During a latch-up,
both the BJTs are conducing resulting in a short circuit.
introduces some dead-time that could affect the data acquisition and should be considered75
as SEL consequence. In the soft event category, the Single Event Transient and the Single76
Event Upset (SEU) are the most common; the former results in a charge transient caused77
by a single proton or heavy ion passing through a sensitive node in the circuit whereas the78
latter results in a bit-flip, a logic state change due to energy deposition in a digital cell.79
Several studies proved that SEU and SEL effects are physically separated in terms of silicon80
region where they occur. SEUs are confined in the first micrometers thickness under the81
device surface whereas SELs occur deeper in the silicon bulk [11].82
Single Event Latch-up occurs in deep volume of the the silicon bulk where, in a CMOS83
process, the combination of n-well, p-well and substrate forms a parasitic n-p-n-p structure84
called a thyristor (see Figure 1 right). During a latch-up both the BJTs are conducing,85
resulting in a short circuit, highlighted by the power supply compliance (activation of the86
current limitation circuitry). The permanent and destructive event is avoided turning off87
the power supply.88
Single Event Upset in CMOS circuits can be important when exposed to high LET parti-89
cles, due to the high released energy in the crossed medium. Hitting the silicon bulk, these90
ions create electron-hole pairs and their collection at the source/drain diffusion regions may91
result in a p-n junction current pulse, driving a voltage change in that node [12]. More in92
detail, in a CMOS structure a SEU happens if an ion strikes the channel region of a NMOS93
that is in its off state or if the ion strikes the drain region of an off PMOS. Considering94
the general notation of SEE, the event occurs whenever in a sensitive node the charge in-95
jected by the current pulse exceeds a given threshold value, represented as a critical charge96
Qcrit. In the left side of Figure 1 is shown an example of logic state switching occurring97
in a CMOS inverter. Considering the ”1” logic state at the inverter input node, a charged98
particle striking the drain of the PMOS transistor induces a signal at its source; this signal99
charges the load capacitance. The discharge of this load capacitance results into an output100
voltage pulse (Vout), leading to a state-flip at the inverter cell output node. Considering the101
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TERA09 chip and its application, the study has been focused only on the SEU phenomena.102
103









where Cload is the load capacitance of the discharging path and tsw is the time delay105
between the particle strike and the logic state change (voltage exceeding a certain threshold106
value). The drain-source current (ids) flows into the transistor of the SEU relevant node.107
3. The Device Under Test108
TERA09 is a 64 channels ASIC designed in a 0.35 µm process and taped-out in an109
Europractice multi-project wafer (the ASIC extended description and characterization is110
reported in [9]). This chip operates as the front-end readout electronics for ionization111
chambers and is designed for high-intensity ion-beams. The TERA09 has bipolar inputs,112
with a positive and a negative threshold control; once one threshold is crossed, a pulser113
block sends a charge quantum to the amplifier input. In this manner, the ASIC converts114
the analog information provided by the current integrated over the feedback capacitance of115
a differential folded cascode amplifier into the rate of charge quanta subtracted or added to116
this capacitance, according to the input signal polarity. This sequence is controlled by means117
of a finite state machine requiring four clock cycles and it avoids the amplifier saturation,118
thus obtaining a dead time free front-end. The high dynamic range of TERA09, allows a119
linear conversion in the range 3 nA – 750 µA, with a linearity deviation smaller than 4%.120
The TERA09 block diagram representation is presented in Figure 2. The 64 identical121
independent input channels are fed into a current to frequency converter representing the122
front-end logic which is followed by a 32-bit counter and register; the data transfer between123
the former and the latter is activated with a digital load signal without adding a dead time,124
independently from the signal conversion operations. TERA09 integrates an adder tree,125
activated by the same load signal mentioned before and providing the sum of groups of 4,126
16 and 64 channels. These values are stored in additional 34-, 36-, and 38-bit wide registers127
which can be addressed via seven digital Channel Select lines and read out on a 38-bit out-128
put bus through a multiplexer. This system is designed to allow reading directly the sum129
of the counters of 4, 16 or 64 channels if, in order to increase the dynamic range, the input130
current is split among these channels. A total of 2774 data bit storage, arranged in 85 data131
registers, covers a sizable area of the chip and may suffer data corruption, once the ASIC is132




Figure 2: Block diagram of the TERA09 ASIC.
4. Test setup136
The SEU phenomenon results as a bit-flip originated by a high energy deposition of a137
single track in a small sensitive volume located into the digital circuitry. To study this effect138
in a controlled scenario, the particle flux rate must be carefully selected to be low enough139
to distinguish the effects caused by the impacts of single ions and high enough to observe140
a significant number of single effects in the measurement time. Typical ion fluence rate141
are in a range from 103 to 105 ions · cm−2 · s−1 [10]. The experimental setup set for the142
SEU test consists of the TERA09, the device under test placed into a socket soldered on143
a PCB test board that interfaces the ASIC to the Data Acquisition System (DAQ), based144
on a Xilinx 7813R FPGA board configured through host PC with the LabVIEW for FPGA145
software toolkit. A voltage generator supplied the PCB 5V voltage, with a current limiter146
set to protect form burn-out due to a latch-up. The ASIC 250 MHz clock was provided147
externally with a LVDS signal source. The main goal of the DAQ software is checking how148
many times any bit of the 85 registers changes, due to upset events. In order to do that, the149
load signal used to transfer the data from the counter to the registers, was fixed as inactive,150
after a first trial acquisition run. A Keithley 2400 voltage generator was used to provide a151
steady current to the 64 inputs of the chip in order to let the counters increment rapidly152
after the power-up of the chip. This was necessary considering that upsets leading to a 0-1153
bit and 1-0 transitions could occur with different probabilities and we wanted to measure154
the upset rate in a condition where zeros and ones are uniformly distributed in the register155
cells. Moreover, the registers content were also saved in a file for off-line analysis.156
Along the SIRAD beam line, a vacuum chamber contains the metal plate for the DUT157
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holding (Figure 3). The pressure in the vacuum chamber was set to ∼ 8 · 10−6 mbar [10].158
The holder is mechanically controlled by the user who can retract the DUT during159
the setup of the accelerator and then align it in front of the beam for the measurement.160
Moreover, the vacuum chamber is equipped with two sets of silicon diodes, one fixed and161
the other one movable (Figure 3). The fixed diodes are located in front of the final beam162
collimator and are used to monitor the beam fluence during the irradiation. Before starting163
the measurements, the DUT is kept in a retracted position and the beam is centered and164
focalized with the aid of a scintillator imaged by a CCD camera. Then, the fixed diodes165
are cross-calibrated with the movable silicon diodes which are temporary inserted in the166
position where the DUT will be placed during the tests. At the end of the calibration, the167
movable diodes were retracted.168
Figure 3: Schematic drawing of the irradiation chamber with the dosimetry system and the device under
test holder (left). Diodes geometry and placement scheme (center). Right: vacuum chamber inner picture:
A) scintillator; B) fixed diodes; C) movable diodes.
The TERA09 ASICs are packaged in a MQFP 160 pins ceramic structure. The chip is169
then carried by a plastic socket. In order to expose the 4.68 x 5.8 mm2 silicon area of the170
chip, the ceramic cover of the package was removed and a hole was drilled in the socket.171
All the interconnection cables were adapted or customized for the SEU test, in order to172
setup the data transfer through the vacuum chamber. The differential clock was provided173
via SMA cables. From a control room, outside the accelerator area, a remote desktop was174
used to set and control the DAQ and for the on-line monitoring of the raw data. With175
the adopted test procedure, the signal that loads the registers with the counters content176
was turned off after the initialization phase. At that point, any change in the registers is177
considered as originated by bit flips are due to SEUs. An iterative control every 100 ms178
checked the 2774 memory bits and a SEU counter was updated every bit-flip occurrence.179
5. Results and data analysis180
The SEU test performed with the TERA09 ASIC was devoted to the digital circuitry of181
registers. In this case, the focus is on the single bit flip due to a radiation-induced upset.182
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Figure 4: SEU cross-section as a function of the deposited energy.





and corresponds to the probability per unit fluence and per bit cell of a bit-flip in the184
cell. Figure 4 shows the SEU cross section as a function of the deposited energy Edep. The185
conversion from LET to Edep was made according to [13].186
As suggested by the approach described in [11], the Weibull function is used to fit the SEU187
cross section as a function of the deposited energy. The trend followed by this function188
describes those phenomena starting with a threshold activation mechanism and saturating189
at large values. The same method takes into account a 1× 1× 1µm3 Sensitive Volume (SV)190
as the elementary reference volume where a SEU can occur. In SEU studies, E0 is the the191
minimum energy that has to be deposited in the sensitive volume to trigger the upset event;192
the saturation level is the maximum SEU cross-section, due to the fact that each sensitive193
area is already affected by an upset. In a simple geometrical model, σ0 should correspond194
to the effective sensitive area for SEU phenomena.195
The Weibull function is:196
σSEU = σ0[1− e−(Edep−E0/W )s ] (3)
where EDEP is the energy deposited in the silicon; s and W are fit parameters.197
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Table 1: List of used ions and the corresponding energy, DUT-particle beam angle, deposited energy and
cross section.
Ion Energy [MeV/u] Angle [◦] Edep [MeV] σSEU
19F 122 0 0.94 2.76e−12
19F 122 20 1.00 1.34e−11
28Si 157 0 2.08 2.554e−09
28Si 157 20 2.21 5.83e−09
35Cl 171 0 3.07 1.88e−09
35Cl 171 15 3.18 7.10e−09
35Cl 197 0 2.87 1.53e−08
35Cl 197 20 3.06 1.21e−08
79Br 241 0 10.12 3.6e−06
The ions used for the TERA09 SEU test are reported in Table 1. The choice of the ion set198
was made considering that one needs data for both the threshold region and the saturation199
plateau. For ions with hight LET the measurement was affected by latch-up events in the200
silicon bulk. In these cases, the current limitation of the voltage supply avoided short-circuit201
destructive consequences. Using a bromine ion beam, corresponding to deposited energy of202
10.12 MeV, the data acquisition was interrupted by frequent latch-up just after few seconds,203
thus allowing the acquisition of very short runs. No SEL events were observed with chlorine204
beam. As explained in the following section, given the relatively large deposited energy205
for the onset of SEL, no occurrence is expected in a clinical environment and no further206
investigations were attempted to determine the SEL cross-section. In addition, with ions207
lighter than fluorine, no SEU were observed. Changing the incident angle between beam and208
DTU allowed to slightly increase the deposited energy and to add a second energy-deposited209
point, for the same ion.210
211
6. Expected SEU rate in a clinical room212
The TERA09 ASIC follows the family of devices developed by our group that are equip-213
ping clinical monitor chambers worldwide. The previous versions of these chips, named214
TERA06 and TERA08, are routinely used in particle therapy centers like the National Cen-215
ter for Oncological Hadron therapy (CNAO) [7] in Pavia, where our group has a consolidated216
role of research and technological collaboration since the center foundation. Since TERA09217
has a more extended digital circuitry, compared to its predecessors, it is interesting to es-218
timate the upset rate for TERA09 in a CNAO treatment room. The results of this study219
are hereafter reported. CNAO has a 25 m diameter synchrotron that accelerates protons220
and carbon ions in the energy range of 60 MeV - 250 MeV and 120 MeV/u - 400 MeV/u221
respectively. In the monitor chambers, the TERA ASICs are placed beside the gas volume222
and are not directly exposed to the proton beam flux; in this situation, the only source of223
upset events would be the secondary neutrons, backward emitted at the beam extraction224
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point.225
This hypothesis is supported by the data of Table 2 and the results reported in the same226
paper [14], where FLUKA Monte Carlo simulations show that the largest contribution that227
could be relevant for the radiation damage to the readout electronics are the secondary228
neutrons backward emitted by the interaction between the 400 MeV/u carbon ions and the229
target.230
Table 2: Number of secondary neutrons and protons produced by carbon ion and proton beams on ICRU
tissue (International Commission on Radiation Units and Measurements).
Target Primary particles n/primary p/primary
ICRUtissue 400MeV/u carbon ions 2.66 1.50
ICRUtissue 120MeV protons 0.11 0.10
In this paper, a 3.4 1010 n · cm−2 annual flux of secondary neutrons at the nozzle, where231
the monitor chambers are located, was estimated using a 400 MeV/u carbon ion beam.232
Experimental data and simple theoretical arguments reported in [11] confirm that the233
SEU rate for neutrons and protons with an energy exceeding 20 MeV are expected to be234
equivalent. The probabilities per unit flux of an ionizing energy deposition larger or equal to235
Edep in a sensitive volume were simulated in [11] for four different proton energies, yielding236
the results reported in Figure 5.237
The choice of a sensitive volume of 1x1x1 µm3 was justified by the authors as the one238
best matching the measured SEU cross section over 18 devices analyzed [11]. In a simplified239
model where an upset would always occur above an energy threshold, the 20 MeV proton240
data of Figure 5 could be interpreted as the SEU cross section in the CNAO environment as241
a function of the SEU energy threshold of the electronic device under study. However, since242
this simplistic step-like model is not realistic, we significantly improve it by using the results243
of the Weibull fit of Figure 4. For each energy bin i, if Pi represents the probability per unit244
flux from Figure 5 and A the the cross-sectional area of the sensitive volume (1x1 µm2),245
the quantity Pi/A represents the probability for a particle crossing the area A of depositing246
an energy larger or equal to Ei. This probability has to be weighted by the increase in the247
SEU cross section in that same energy interval can be evaluated from the Weibull fit as248





Pi · (σi+1 − σi)/A (4)
Assuming the neutron flux reported in [14] and considering a similar energy deposition251
probability as a 20 MeV proton beam, the SEU rate for TERA09 in a CNAO typical clinical252
treatment room is ∼ 102 SEU/year. Such an upset would be easily detected, thanks to the253
comparison with a second independent detector (as explained in [15]). A SEU would escape254
the redundant control only if the data corruption would occur in the same readout cycle255
and in the same bit in both detectors.256
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Figure 5: Energy deposition probabilities for protons of different energies. The curves show the probability
to have an ionizing deposition greater or equal to the indicated EDEP , within the SV. Data from [11]. The
curve selected for the data analysis is the one for 20 MeV protons corresponding to the average value in
Figure 6.
.
From a conservative calculation, considering 1 MHz as typical CNAO monitor chamber257
readout frequency and a one-year-continuous data acquisition, the probability of failing258
the SEU detection in one readout cycle is ∼ 10−12 for each detector, i.e. ∼ 10−24 for a259
simultaneous upset.260
Given the even larger deposited energy for the onset of SEL, compared to SEU, latch-up261
events are not expected to show-up in clinical applications.262
7. Summary263
The TERA09 ASIC is a 64 channels current to frequency converter designed in the 0.35264
µm technology, to be employed as front-end readout electronics in particle therapy appli-265
cations. The chip does not have embedded radiation protection techniques since it is not266
meant to be placed directly on beam during its activity. Nevertheless, the group was in-267
terested in characterizing the device for SEU. The test has been performed at the SIRAD268
Tandem accelerator at LNL in Padova, using a set of heavy ions with different energies and269
and target incidence angles. In this way it was possible to calculate the single event effect270
cross-section as a function of the deposited energy. It results that the minimum deposited271
energy in a CMOS silicon sensitive volume of 1 µm3, responsible for a Single Event Upset272
probability higher than zero is 690 keV. Due to the fact that this ASIC will be used in273
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Figure 6: Spectrum of secondary neutrons produced in the backward direction by 400 MeV/u carbon ions,
hitting a phantom made of ICRU tissue (International Commission on Radiation Units and Measurements);
a comparison is made with the total energy spectrum of secondary neutrons.
medical applications, there was an interest in predicting the expected upset rate in a typical274
treatment room of CNAO. Assuming the literature data regarding the secondary neutron275
fluence at the CNAO nozzle and following the model developed in [11], we derived a num-276
ber, ∼ 102 SEU/year, which is an order of magnitude of the phenomenon.277
This rate is easily controllable through redundancy, with a second independent monitor278
chamber already present at CNAO as in every standard clinical monitor systems. The prob-279
ability to have a simultaneous bit-flip in the same bit of both the monitor chambers, in a280
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